RISC-V’s variable instruction length (since compression is required to have decent density) is a bigger problem for wide designs.

Not insurmountable, as evidenced by recent AMDs. But still a limitation.