It would be more efficient to implement this with an FPGA. An FPGA will scale with more complex designs.